

# Multiplexor (aka MUX) An example, yet VERY useful circuit!




S	A	В	Y
0	0	x	0
0	1	x	1
1	x	0	0
1	x	1	1

Y=S'A+SB



### A 32-bit MUX




Use 32 1-bit muxes
Each mux selects 1 bit
S is connected to each mux


a. A 32-bit wide 2-to-1 multiplexor

 The 32-bit wide multiplexor is actually an array of 32 1-bit multiplexors


# Building a 1-bit ALU

• ALU = arithmetic logic unit = arithmetic unit + logic unit






# Building a 32-bit ALU



# Implementing "sub"



# Implementing NAND and NOR

**NOR:** 

NOT (A OR B)

by DeMorgan's Law:
(NOT A) AND (NOT B)

(NOT A) AND (NOT B)


Thus,

Operation=0,


Ainvert=1,


Binvert=1

And, NAND???



# Implementing SLT (set-less-than)





1-bit ALU for bits 0~30

1-bit ALU for bit 31

# Implementing SLT (set-less-than)

#### **SLT** uses subtraction


slt \$t0,\$t1,\$t2 \$t1<\$t2: \$t1-\$t2 gives negative result set is 1 when negative

#### **Setting the control**

perform subtraction (Cin=1,Binvert=1) select Less as output (Operation=3) ALU31's Set connected to ALU0 Less

#### Consider

Suppose \$t1=10 and \$t2=11



CS/CoE1541: Intro. to Computer Architecture

# Implementing SLT (set-less-than)


#### **SLT** uses subtraction

slt \$t0,\$t1,\$t2 \$t1<\$t2: \$t1-\$t2 gives negative result set is 1 when negative

#### **Setting the control**

perform subtraction (Cin=1,Binvert=1) select Less as output (Operation=3) ALU31's Set connected to ALU0 Less

Why do we need Set? Could we use just the Result31?



CS/CoE1541: Intro. to Computer Architecture


# **Supporting BEQ and BNE**

#### **BEQ** uses subtraction


beq \$t0,\$t1,LABEL perform \$t0-\$t1 result=0 → equality

#### **Setting the control**

subtract (Cin=1,Binvert=1) select result (operation=2) detect zero result




# **Abstracting ALU**




Note that ALU is a combinational logic

# Sequential Logic


- Output depends on *sequence of previous* inputs
  - "Sequence of previous inputs" this is history
  - History is a state that captures how you get here
    - E.g., 25 cents vending = 10 cents + 10 cents + 5 cents
    - Or, 25 cents + 10 cents = 35 cents. Multiple ways are possible.
  - State requires memory remembering the past...
- Memory in logic
  - Smallest element is 1 bit of memory
  - Use logic gates to create a 1-bit memory
  - Yet, combinational logic (using gates) depends on present inputs!
- Fundamental building block: "RS latch"
  - 1 bit of history through feedback of gates




Beware of the feedback!




• When R=0, S=1




• When R=1, S=0



• When R=0, S=0, and Q was 0



• When R=0, S=0, and Q was 1




• What happens if R=S=1

### RS latch truth table


R	S	Q(t)	Q(t+1)	
0	0	0	0	Storage (R=0, S=0)
0	0	1	1	
0	1	0	1	Set to 1 (S=1)
0	1	1	1	
1	0	0	0	Poset to 0 (P=0)
1	0	1	0	Reset to 0 (R=0)
1	1	0	Invalid	
1	1	1	Invalid	

Outputs will track any changes in the inputs! R=1, S=1 must be avoid.


Desirable to control when to capture input state.



Note that we have an RS latch in the back-end of this design




- Note that R, S inputs always get opposite values when C=1
- When C=0, S=R=0  $\Rightarrow$  RS latch remembers the previous value




"latched mode"

С	D	Q(t)
0	0	Q(t-1)
0	1	Q(t-1)
1	0	0
1	1	1

"transparent mode"





# D flip-flop (D-FF)




- Two cascaded D latches; C input of the second is inverted
- This is a negative edge (aka "falling edge") triggered D-FF


# D flip-flop








### **State Elements**




#### **RS** latch

R,S control mode (reset, set, storage) Q,Q' track R and S R=1, S=1 invalid




<u>D flip-flop (falling or negative edge triggered)</u> Two cascaded D latches

C=1 means 1<sup>st</sup> latch transparent, 2<sup>nd</sup> latched C=0 means 1<sup>st</sup> latch latched, 2<sup>nd</sup> transparent Output changes on falling edge (C: 1=>0)





#### D latch


C controls mode (0=latched, 1=transparent)
D is data input ("copied" during transparent)
Signal value triggered: Q,Q' track D when C=1
Guarantees R=1,S=1 can not be done




D flip-flop (rising or positive edge triggered)
Same as falling edge triggered
Output changes on rising edge (C: 0=>1)










Q Q' Ins 2ns 3ns 4ns 5ns 6ns 7ns

RS latch behavior


D latch behavior




С

D flip-flop (falling edge triggered)

- Suppose we want to:
  - 1-bit value A stored in a D flip-flop
  - 1-bit value B stored in a D flip-flop
  - 1-bit value C stored in a D flip-flip
  - Do 1-bit addition of A and B, producing C
- C = A + B
  - What is the circuit?
  - Need three D flip-flops
  - Need one 1 bit adder




• Is there any difference in the delay with this one?



• In fact, sequential logic often looks like this....

- Now, suppose we want to build a 4-bit counter?
  - Counter increments by 1 for a clock pulse (falling edge event)
  - 4 1-bit adders
  - 4 1-bit D flip-flops
- What's the circuit?
- How often to "pulse" the clock (increment counter)?




**Recall:** The flip-flops are edge triggered -- assuming falling edge (negative)

How often can an edge event happen?

No more frequent than the maximum propagation delay Let's compute the delay -- assume 2ns for latch to stabilize and 4ns for adder

- Values of output bits must all be stable
  - I.e., can't pulse the clock (increment) until all four bits are computed
- Adder circuit is ripple-carry: Must wait for carries
  - 4ns per adder
  - 4-bit adder
  - thus, 4 \* 4ns = 16ns for the adder
- Flip-flops
  - Must wait for 1<sup>st</sup> latch of last bit to stabilize (others done in parallel)
  - Must wait for 2<sup>nd</sup> latch of all bits to stabilize (all done in parallel)
  - thus, 2ns + 2ns = 4ns
- Overall delay = 16ns + 4ns = 20ns. Clock pulse is 20ns.

### Can we build a counter with just flip-flops?



### What's the propagation delay?