Advanced optimizations of cache performance (§ 2.2)

1. Small and Simple Caches to reduce hit time
   - Critical timing path:
     - address tag memory, then compare tags, then select set
   - Lower associativity
   - Direct-mapped caches can overlap tag comparison and transmission of data
2. Way prediction to reduce hit time

- Combine fast hit time of Direct Mapped and the lower conflict misses of 2-way SA caches?
  - check one set first (speed of direct mapped cache)
  - on a miss, check the other set, if it hits, call it a pseudo-hit (slow hit)
  - way prediction is a bit to indicate which half to check first (changes dynamically)

<table>
<thead>
<tr>
<th>Hit Time</th>
<th>Pseudo Hit Time</th>
<th>Miss Penalty</th>
</tr>
</thead>
</table>

- May extend prediction to more than 2-way SA caches
- Saves power
- Drawback: CPU pipeline is hard if hit takes sometimes 1 and sometimes 2 cycles

3. Pipeline cache access to increase bandwidth

- Examples:
  » Pentium: 1 cycle
  » Pentium Pro – Pentium III: 2 cycles
  » Pentium 4 – Core i7: 4 cycles

- Increases branch mis-prediction penalty
- Makes it easier to increase associativity
4. Non-blocking caches to increase bandwidth

- **Hit under miss** allows data cache to continue to supply cache hits during a miss -- useful only with out-of-order execution.
- **Hit under multiple miss** or **miss under miss** may further lower the effective miss penalty by overlapping multiple misses
  
  - Significantly increases the complexity of the cache controller (multiple outstanding memory accesses)
  - Requires multiple memory banks (otherwise cannot support)
  - Pentium Pro allows 4 outstanding memory misses

5. Multi-bank caches to increase bandwidth

- Individual memory controller for each bank.
- Each bank may have its own address and data lines.
- Banks used for independent accesses vs. faster sequential accesses.
  
  - ARM Cortex-A8 supports 1-4 banks for L2
  - Intel i7 supports 4 banks for L1 and 8 banks for L2
- How blocks are interleaved affects performance.

![Figure 2.6 Four-way interleaved cache banks using block addressing. Assuming 64 bytes per blocks, each of these addresses would be multiplied by 64 to get byte addressing.](image)
6. Critical word first + early restart to reduce miss penalty

- Don’t wait for full block to be loaded before restarting CPU
  - Early restart - As soon as the requested word of the block arrives, send it to the CPU and let the CPU continue execution
  - Critical Word First - Request the missed word first from memory and send it to CPU as soon as it arrives; Generally useful only in large blocks,
- Beneficial when we have long cache lines (blocks)
- If want next sequential word, early restart may not be useful,

7. Merging write buffer to reduce miss penalty

- Most useful in write through caches
- Combine writing individual words into a block
- Writing block is faster than writing individual words
8. Compiler optimizations to reduce miss rate

• Instructions
  – Reorder procedures in memory so as to reduce conflict misses
  – Aligning basic blocks with cache blocks (lines)
  – Profiling to look at conflicts.

• Data
  – Merging Arrays: improve spatial locality by single array of compound elements vs. 2 arrays
  – Loop Fusion: Combine 2 independent loops that have same looping and some variables overlap
  – Loop Interchange: change nesting of loops to access data in order stored in memory
  – Blocking: Improve temporal locality by accessing "blocks" of data repeatedly vs. going down whole columns or rows

Merging Arrays Example:

```c
int val[SIZE];
int key[SIZE];
struct merge {
  int val;
  int key;
};
struct merge merged_array[SIZE];
```

Reducing conflicts between val & key improves spatial locality
Loop Fusion Example

```c
for (i = 0; i < N; i = i+1)
    for (j = 0; j < N; j = j+1)
        a[i][j] = 1/b[i][j] * c[i][j];
for (i = 0; i < N; i = i+1)
    for (j = 0; j < N; j = j+1)
      d[i][j] = a[i][j] + c[i][j];

for (i = 0; i < N; i = i+1)
    for (j = 0; j < N; j = j+1)
      { a[i][j] = 1/b[i][j] * c[i][j];
        d[i][j] = a[i][j] + c[i][j]; }
```

One miss per access to a and c vs. two misses per access. Improves temporal locality

---

loop interchange example

Matrix A is stored Row-wise (row major)
Fully associative cache, block size = 4 words
Cache size < 4n words

In memory

Cache

```c
for (i = 0; i < n; i = i+1)
    for (j = 0; j < n; j = j+1)
        C = + A[i][j];
```

Column-wise memory access

Take advantage of spatial locality

Row-wise memory access

```c
for (i = 0; i < n; i = i+1)
    for (j = 0; j < n; j = j+1)
        C = + A[i][j];
```
Optimization through blocking (partitioning) example

Matrix multiplication

\[
C = A \ast B
\]

\[
\begin{aligned}
\text{for (i = 0 ; i < n ; i++)} \\
\text{for (j = 0 ; j < n ; j ++)} \\
\{ \\
\quad r = 0; \\
\quad \text{for (k = 0; k < n; k++)} \\
\quad \quad r = r + A[i][k] \ast B[k][j]; \\
\quad C[i][j] = r; \\
\};
\end{aligned}
\]

Data used when \( i = 0, j = 0, \ldots, n-1 \)

Assume:
- A fully associative cache
- Block size = 1 word
- Cache size < \( n^2 \)

\bullet One row of A will fit in the cache and be repeatedly used (perfect reuse)
\bullet B will not fit in cache and hence a column of B will be evicted before reuse
\bullet Every element of B will be used only once when brought to the cache

\[
\text{for (si = 0; si < n; si =+ p)} \\
\text{for (sj = 0; sj < n; sj =+ p)} \\
\text{for (sk = 0; sk < n; sk =+ p)} \\
\text{for (i=si ; i<  s i + p; i++)} \\
\text{for (j=sj ; j < sj+p ; j++)} \\
\{ \\
\quad r = 0; \\
\quad \text{for (k=sk; k < sk+p; k++)} \\
\quad \quad r = r + A[i][k] \ast B[k][j]; \\
\quad C[i][j] =+ r; \\
\};
\]

\[
C = A \ast B
\]

If cache size > \( p \ast n + p^2 \),
\begin{itemize}
\item A will be perfectly reused
\item Each element of B will be reused \( \ast p \) times (reduce miss rate)
\end{itemize}
9. Hardware prefetching to reduce miss rate and penalty

- **Instruction Prefetching**
  - Can fetch 2 (or more) blocks on a miss
  - Extra block placed in "stream buffer"
  - On miss, check stream buffer - if found move to cache and prefetch next
- **Data Prefetching:**
  - May have multiple stream buffers beyond the cache, each prefetching at a different address
  - Relies on extra memory bandwidth that can be used without penalty.

10. Compiler prefetching to reduce miss rate and penalty

- **Data Prefetch**
  - Load data into register
  - Cache Prefetch: load into cache
  - Special prefetching instructions should not cause premature page faults.
  - Issuing Prefetch Instructions takes time
  - Is cost of prefetch issues < savings in reduced misses?
- Works only if can overlap prefetching with execution.

**Example:** Assume that arrays \( a[] \) and \( b[] \) are aligned at block boundaries and that the cache block size is 4 words.

```c
for (i=0 ; i < 100 ; i++)
    if (i mod 4 = 0) prefetch (b[i+4], a[i+4])
    b[i] = c * a[i] + d * a[i+1];
```

If body of loop takes 20 cycles to execute and cache miss penalty is 80 cycles, then, after the first few iterations, data will be in cache when needed.
Using victim caches

- A buffer to place data just evicted from cache
- A small number of fully associative entries
- Accessed in parallel with cache (no increase in hit time)
- On a hit in the VC, swap blocks in VC and cache

- When used with direct mapped caches, it has the effect of adding associativity to the most recently used cache blocks