Question 1
In this question, consider the following series of word addresses:
20, 33, 21, 4, 21, 17, 28, 45, 33
Assuming a 2-way set associative cache with two-word blocks and total size of 16 words, show
the content of the cache after each memory reference and indicate whether it is a hit or a miss.

word 20 = block 10 = 4 * 2 + 2
word 33 = block 16 = 4 * 4 + 0
word 21 = block 10 = 4 * 2 + 2
word 4 = block 2 = 4 * 0 + 2
word 17 = block 8 = 4 * 2 + 0
word 28 = block 14 = 4 * 3 + 2
word 45 = block 22 = 4 * 5 + 2

<table>
<thead>
<tr>
<th>Block index</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>set index</td>
<td>4, M(32), M(33)</td>
<td>2, M(16), M(17)</td>
<td>2, M(20), M(21)</td>
<td>5, M(44), M(45)</td>
</tr>
<tr>
<td></td>
<td>0, M(4), M(5)</td>
<td>3, M(28), M(29)</td>
<td>0, M(4), M(5)</td>
<td>3, M(28), M(29)</td>
</tr>
</tbody>
</table>

20(M), 33(M), 21(H), 4(M), 21(H), 17(M), 28(M), 45(M), 33(H)

Question 2:
Compute the total number of bits required to implement a 512KB, 4-way set associative
cache with 4-bytes block size (one word/block). Assume that each memory word is 32-bit long and the memory is byte addressable with 32-bits addresses.

Cache size: 512KB = 2^{19} bytes
Block size = 2^2 bytes
# of blocks: 2^{19} / 2^2 = 2^{17}
# of sets (4 ways) = 2^{17} / 4 = 2^{15}
# of tag bits (32-2-15) = 15 bits
# of bits for data array = 512*8 = 4096 Kbits
# of bits for tag array = 2^{17} * 15 = 1920 Kbits
# of bits for valid bits = 2^{17} * 1 = 128 Kbits
Total # of bits = 6144 Kbits
**Question 3:**
Compute the total number of bits required to implement a 512KB, 2-way set associative cache with 32-bytes block size (8 words/block). Assume that each memory word is 32-bit long and the memory is byte addressable with 32-bits addresses.

<table>
<thead>
<tr>
<th>Cache size</th>
<th>512KB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Block size</td>
<td>8 words</td>
</tr>
<tr>
<td>Associativity</td>
<td>2 ways</td>
</tr>
<tr>
<td># of bits for data array</td>
<td>4096 Kbits</td>
</tr>
<tr>
<td># of bits for tag array</td>
<td>224 Kbits</td>
</tr>
<tr>
<td># of bits for valid bits</td>
<td>16 Kbits</td>
</tr>
<tr>
<td>Total # of bits</td>
<td>4336 Kbits</td>
</tr>
</tbody>
</table>

Cache Size: $512\,\text{KB} = 2^{19}\,\text{bytes}$
Block Size: 8 words = $2^5\,\text{bytes}$

- # of blocks: $2^{19} / 2^5 = 2^{14}$
- # of sets (2 ways) = $2^{14} / 2 = 2^{13}$
- # of tag bits (32-5-13) = 14 bits
- # of bits for data array = $512 * 8 = 4096\,\text{Kbits}$
- # of bits for tag array = $214 * 14 = 224\,\text{Kbits}$
- # of bits for valid bits = $214 * 1 = 16\,\text{Kbits}$

Total # of bits = 4336 Kbits

**Question 4:**
Consider a program in which 20% of the instructions are memory load or store instructions, and assume that the CPI for the 5-stage pipeline is 2.5 when the data and instructions are always found in the cache.

1) How many cycles does it take to access the memory if the CPU operates at 2GHz and the memory access latency is 80 n. sec.

   Given a 2GHz CPU, the cycle time is $1/(2*10^9)\,\text{sec} = 0.5\,\text{nsec}$
   It takes 160 cycles to access the memory.

2) Assume that the cache miss penalty is equal to the memory access time computed above, what is the average memory access time if the instruction cache miss rate is 2.5% and the data cache miss rate is 5%?

   Effective miss rate = $0.025 + 0.05 \times 0.2 = 0.035$
   AMAT = $1 + 0.035 \times 160 = 1 + 5.6 = 6.6$

3) Assume that an on-chip L2 cache is added to the system, and that the hit time for the L2 cache is 6 cycles. What would be the effective CPI if 70% of the references to the L2 cache (the misses from L1) are found in L2

   $\text{CPI} = 2.5 + 0.035 \times (6 + 0.3 \times 160) = 4.39$