**Question 1:**

Assume that the elements of the $n \times n$ matrix $A$ are stored row wise in memory (row major numbering) and that the cache size is enough to store only half the elements of $A$.

(a) If the cache block size is 8 words, what is the cache miss rate while accessing the elements of $A$ during the following computation of the multiplication of $A$ by two vectors, $Y$ and $W$?

(b) How can the computation be rearranged to improve the miss rate while accessing $A$?

For $i = 0$ to $n - 1$ do
  for $j = 0$ to $n - 1$ do
    $x[i] = 0$
    $z[i] = 0$
    for $k = 0$ to $n - 1$ do
      $x[i] = x[i] + A[i][j] \times Y[j]$
      $z[i] = z[i] + A[i][j] \times W[j]$
  

---

**Question 2:**

Assume a system with a 8KB cache and cache block size of 4 words. The following computation multiply $n \times n$ matrices, where $n = 40$ (40*40=6.4KB is enough to store all the elements of one 40 x 40 matrix).

(a) What is the miss rate while accessing the elements of $B$ and $E$?

(b) How can you rearrange the computation to improve this miss rate?

For $j = 0$ to $n - 1$ do
  for $k = 0$ to $n - 1$ do
    $C[i][j] = r$
    $F[i][j] = v$

---

Explanation: In the loop, each element of $B$ and $E$ is used 40 times, once for each index $i$. However, if the cache cannot fit both $B$ and $E$, each element will be evicted before it is reused. If the loop is split, $C$ will fit in the cache and its elements will be reused (40 times), thus reducing the miss rate by a factor of 40. The same applies to the elements of $E$. 

---
for (i = 0 ; i < n ; i++)
    for (j = 0 ; j < n ; j++)
        { r = 0 ;
            v = 0 ;
            for (k = 0; k < n; k++)
            { r = r + A[i][k]*B[k][j] ;
                v = v + D[i][k]*E[k][j] ;
            } ;
        C[i][j] = r;
        F[i][j] = v;
    };

for (i = 0 ; i < n ; i++)
    for (j = 0 ; j < n ; j++)
        { r = 0 ;
            for (k = 0; k < n; k++)
            { r = r + A[i][k]*B[k][j] ;
                C[i][j] = r;
            } ;
        }
for (i = 0 ; i < n ; i++)
    for (j = 0 ; j < n ; j++)
        { v = 0 ;
            for (k = 0; k < n; k++)
            { v = v + D[i][k]*E[k][j] ;
                F[i][j] = v;
            } ;
        }

b) Fuse the two loops to reduce the miss rate by half

Question 3:
    a) Give two reasons to argue that write buffers reduce the miss penalty.
    b) Can you modify the write buffer scheme to maximize the benefit that you may get from one of the two reasons indicated in part a?

    a) 1: do not have to wait until a dirty block is written back before bringing the missed block into cache
        2: if the missing block is still in the write buffer, it will be returned to the cache quicker

    b) Keep the blocks in the write buffer as long as possible before writing them back (the idea of what is called a “victim cache”)
Question 4:

(a) Generate the code word for each of the following data words:

0000 \rightarrow 0000000

\begin{array}{cccccc}
\text{p1} & \text{p2} & 0 & \text{p3} & 0 & 0 \\
\hline
\text{p1} & 0 & 0 & 0 & 0 & 0 \\
p2 & 0 & 0 & 0 & 0 & 0 \\
p3 & 0 & 0 & 0 & 0 & 0 \\
\end{array}

0010 \rightarrow 0101010

\begin{array}{cccccc}
\text{p1} & \text{p2} & 0 & \text{p3} & 0 & 1 \\
\hline
\text{p1} & 0 & 0 & 0 & 0 & 0 \\
p2 & 1 & 0 & 1 & 0 & 0 \\
p3 & 1 & 0 & 1 & 0 & 0 \\
\end{array}

0110 \rightarrow 1100110

\begin{array}{cccccc}
\text{p1} & \text{p2} & 0 & \text{p3} & 1 & 1 \\
\hline
\text{p1} & 1 & 0 & 1 & 0 & 0 \\
p2 & 1 & 0 & 1 & 0 & 0 \\
p3 & 0 & 1 & 1 & 0 & 0 \\
\end{array}

1100 \rightarrow 0111100

\begin{array}{cccccc}
\text{p1} & \text{p2} & 1 & \text{p3} & 1 & 0 \\
\hline
\text{p1} & 0 & 1 & 1 & 0 & 0 \\
p2 & 1 & 1 & 1 & 0 & 0 \\
p3 & 1 & 1 & 1 & 0 & 0 \\
\end{array}

1111 \rightarrow 1111111

\begin{array}{cccccc}
\text{p1} & \text{p2} & 1 & \text{p3} & 1 & 1 \\
\hline
\text{p1} & 1 & 1 & 1 & 1 & 1 \\
p2 & 1 & 1 & 1 & 1 & 1 \\
p3 & 1 & 1 & 1 & 1 & 1 \\
\end{array}

(b) What is the minimum Hamming distance between the code words corresponding to the five data words specified in (a)?

The distance between any two code words is at least 3

(c) Assuming at most a single bit error, retrieve the correct data word corresponding to the code words: 1010101 and 1101111

1010101 \rightarrow \text{syndrome} = 000 \rightarrow 
\text{no errors detected} \rightarrow 
data word is 1101

1110111 \rightarrow \text{syndrome} = 100 \rightarrow 
\text{error is in bit position 4} \rightarrow 
\text{the corrected code word is 1111111} \rightarrow 
\text{the decoded data word is 1111}

\begin{array}{cccccc}
\text{s1} & \text{s2} & \text{s3} & 0 & 1 & 0 \\
\hline
\text{s1} & 1 & 1 & 1 & 0 & 0 \\
\text{s2} & 0 & 1 & 0 & 1 & 0 \\
\text{s3} & 0 & 1 & 1 & 0 & 1 \\
\end{array}

\begin{array}{cccccc}
\text{s1} & \text{s2} & \text{s3} & 1 & 1 & 1 \\
\hline
\text{s1} & 1 & 1 & 1 & 1 & 1 \\
\text{s2} & 1 & 1 & 1 & 1 & 1 \\
\text{s3} & 0 & 1 & 1 & 1 & 1 \\
\end{array}

\text{Syndrome} = \text{s3 s2 s1} \quad \text{Syndrome} = \text{s3 s2 s1}
Question 3:
d) As described above, 1100 is encoded as 0111100. Assume that two bits are flipped while reading 0111100 from memory resulting in 1011100, what will be the outcome of the decoding process?

\[ 1011100 \rightarrow \text{syndrome} = 011 \rightarrow \text{error is in bit position 3} \rightarrow \text{the corrected code word is 1001100} \rightarrow \text{the decoded data word is 0100, which is not the original word 1100} \]

<table>
<thead>
<tr>
<th></th>
<th>1</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th>0</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>s1=1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>s2=1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
<td>0</td>
<td></td>
<td></td>
</tr>
<tr>
<td>s3=0</td>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Syndrome = s3 s2 s1