CoE 1502: Advanced Digital Design
Syllabus

Instructor
Dr. Donald Chiarulli
5427 SENSQ
don@cs.pitt.edu
412-624-8839
Office Hours: By appointment

Teaching Assistants

<table>
<thead>
<tr>
<th>Arnaldo Noyola</th>
<th>Sam Dickerson</th>
</tr>
</thead>
<tbody>
<tr>
<td>5426 SENSQ</td>
<td>271-I Benedum Hall</td>
</tr>
<tr>
<td><a href="mailto:ajnoyola@cs.pitt.edu">ajnoyola@cs.pitt.edu</a></td>
<td><a href="mailto:sdickerson@ee.pitt.edu">sdickerson@ee.pitt.edu</a></td>
</tr>
<tr>
<td>412-624-8840</td>
<td>412-624-0558</td>
</tr>
<tr>
<td>Office Hours: By appointment</td>
<td>Office Hours: By appointment</td>
</tr>
</tbody>
</table>

Lectures
Monday, Wednesday 1-2:20 (lab is reserved for course work until 2:50)
367 Benedum Hall

Academic Integrity Policy
Academic dishonesty in any form will not be tolerated. Academic dishonesty includes plagiarism of programs, homework solutions, papers, reports, exams, or any other materials turned in for course credit. Academic dishonesty cases will result in loss of credit for exams or assignments and the case will be referred to university disciplinary authorities.

Grading Policy
Midterm Project (33%), includes
- Testbench simulation of multicycle CPU
- Testbench simulation of CPU with exceptions
- Simulation of multicycle CPU with memory model (program execution of “Simpletest”)
- Synthesis of multicycle CPU and testing on Wildfire board using logic analyzer

Final Project (33%), includes
- Design and testbench simulation of pipelined CPU/cache
- Test bench designs for both pipelined CPU and cache
- Synthesis and logic analyzer testing of pipelined CPU/cache
- Final project report

Final Exam (33%)

Course Account and Lab Partner Policy
Your course network account will be issued to you on the second day of class. It is YOUR responsibility to ensure that you can successfully log into that account throughout this term. Inability to logon to your network account is not the instructor’s responsibility, and must be handled with the Computer Engineering technical support staff. This is an extremely important consideration for the final exam period!

Your design data is backed up by the technical support staff on a nightly basis (M-F). However, you are responsible for your data. We recommend that you make your own backups using zip disks, floppy disks, flash drives, or FTP. We will not grant extensions due to loss of data!

You MUST choose your lab partner wisely. A lab partner who is not doing his/her fair share of the work is NOT an acceptable excuse for late or incomplete work under ANY circumstances. No partial credit or special allowance will be given for this type of situation.

Print name: ________________________________ Sign name: ______________________________ Date: _____