CS2410: Computer Architecture

Technology, software, performance, and cost issues

Sangyeun Cho

Computer Science Department University of Pittsburgh

Welcome to CS2410!

- This is a grad-level introduction to Computer Architecture
- Let's take a look at the course info. Sheet
- Schedule

CS2410: Computer Architecture

University of Pittsburgh


Computer architecture?

- A Computer Science discipline that explores:
 - Principles and practices to exploit characteristics of hardware & software artifacts relevant for computer systems hardware design;
 - Computer hardware design itself; and
 - Changing interaction between hardware and software

Goals

- Sustain the historic computer performance (what is performance?) improvement rate and expand a computer's capabilities
- · Keep the cost down

Computer architecture?



Uniprocessor performance

- Performance = 1 / time
- Time = IC × CPI × CCT
- Instructions/program
 - Also called "instruction count" (IC above)
 - Represents how many (dynamic) instructions are required to finish the program
 - Highly depends on "architecture"
- Clocks/instruction
 - Also called CPI (Clocks Per Instruction)
 - Depends on pipelining and "microarchitecture" implementation
- Time/clocks
 - Also called clock cycle time (inverse of frequency)
 - Highly depends on circuit & VLSI chip realization


CS2410: Computer Architecture University of Pittsburgh

Today's topics

- Technology trends
 - "Switches"
 - Impact of CMOS scaling
- Cost
 - IC chip cost
- Performance
 - Benchmarks
 - Summarizing performance measurements
 - Quantitative approach to computer design
- Application trends

CS2410: Computer Architecture University of Pittsburgh


Uniprocessor performance trend



Uniprocessor performance hurdles

- Maximum power dissipation
 - 100W ~ 150W
- · Little instruction-level parallelism left
- Little-changing memory latency
- "We are dedicating all of our future product development to multicore designs. ... This is a sea change in computing."
 - Paul Otellini, President, Intel (2004)

Microprocessor Transistor Counts 1971-2011 & Moore's Law



How does technology scaling help?

- Time = (inst. count)×(clocks per inst.)×(clock cycle time)
- Faster circuit
 - · Scaling makes transistors not only smaller but also faster
 - Faster clock ⇒ smaller clock cycle time
- More transistors
 - Larger L2 caches (relatively simple design change)
 - Smaller CPI
- Design changes enabled by scaling
 - Deep pipeline using more pipeline registers
 - Superscalar pipeline using more functional units
 - · Larger, more sophisticated branch predictors
 - ---
 - Multicores


CS2410: Computer Architecture

University of Pittsburgh

Switches

- Building block for digital logic
 - NAND, NOR, NOT, ...
- Technology advances have provided designers with switches that are
 - Faster;
 - Lower power;
 - More reliable (e.g., vacuum tube vs. transistor); and
 - Smaller.
- Nano-scale technologies will not continue promising the same good properties

History of switches










Bell lab. (1947); Kilby's first IC (1957)



Vacuum tubes; ENIAC (1946, 18k tubes)




Solid-state MOS devices

University of Pittsburgh

CS2410: Computer Architecture University of Pittsburgh CS2410: Computer Architecture


MOS transistors

 Today's chips heavily depend on CMOS (complementary MOS)-style logic design



CS2410: Computer Architecture University of Pittsburgh

MOS transistor scaling




CS2410: Computer Architecture University of Pittsburgh

Impact of MOS transistor scaling


- In general
 - Smaller transistors (i.e., density doubling with each new generation)
 - Faster transistors (latency ∞ L)
 - Roughly constant wire delay (\Rightarrow relatively slow wires!)
 - Lower supply voltage (⇒ lower dynamic power)
- Downside
 - · Increased global wire delay
 - Increased power density (W/cm²)
 - Increased leakage power
 - Increased susceptibility to noise and transient errors
 - On-chip variation
 - Cost of manufacturing

Global wire delay






Power density



CS2410: Computer Architecture University of Pittsburgh

Productivity



CS2410: Computer Architecture University of Pittsburgh

Component-level performance trend

- Four key components in a computer system
 - Disks
 - Memory
 - Network
 - Processors
- Compare ~1980 Archaic (or "Nostalgic") vs. ~2000 Modern (or "Newfangled")
 - (Patterson)
- Metric
 - Bandwidth: # operations or events per unit time
 - Latency: elapsed time for a single operation or event

Disk: Archaic vs. Modern

CDC Wren I, 1983

3,600 RPM

0.03 GB

Tracks/inch: 800

Bits/inch: 9,550

Three 5.25" platters

Bandwidth: 0.6 MB/s

Latency: 48.3 ms

Cache: none

Seagate 373453, 2003

15,000 RPM

(4x)

• 73.4 GB

(2,500x)

(8x)

Tracks/inch: 64,000 (80x)

Bits/inch: 533,000 (60x)

• Four 2.5" platters

Bandwidth: 86 MB/s (140x)

Latency: 5.7 ms

Cache: 8MB

Memory: Archaic vs. Modern

- 1980 DRAM (asynchronous)
- 0.06 Mbits/chip
- 64,000 xtors, 35 mm²
- 16-bit data bus per module, 16 pins/chip
- 13 Mbytes/sec
- Latency: 225 ns
- (no block transfer)

- 2000 Double Data Rate Synchr. (clocked) DRAM
- 256.00 Mbits/chip (4000X)
- 256,000,000 xtors, 204 mm²
- 64-bit data bus per DIMM, 66 pins/chip (4X)
- 1600 Mbytes/sec (120X)
- Latency: 52 ns (4X)
- Block transfers (page mode)

CS2410: Computer Architecture University of Pittsburgh

LANs: Archaic vs. Modern

Ethernet 802.3

Year of Standard: 1978

- 10 Mbits/s link speed
- Latency: 3000 μsec
- Shared media
- Coaxial cable

Coaxial Cable:

Plastic Covering

Braided outer conductor

Insulator

Copper core

- Ethernet 802.3ae
- Year of Standard: 2003
- 10,000 Mbits/s (1000X) link speed
- Latency: 190 μsec (15X)
- Switched media
- Category 5 copper wire

"Cat 5" is 4 twisted pairs in bundle Twisted Pair:



Copper, 1mm thick, twisted to avoid antenna effect

CS2410: Computer Architecture

University of Pittsburgh

CPUs: Archaic vs. Modern

- 1982 Intel 80286
- 12.5 MHz
- 2 MIPS (peak)
- Latency 320 ns
- 134,000 xtors, 47 mm²
- 16-bit data bus, 68 pins
- Microcode interpreter, separate FPU chip
- (no caches)






- 2001 Intel Pentium 4
- 1500 MHz (120X)
- 4500 MIPS (peak) (2250X)
- Latency 15 ns (20X)
- 42,000,000 xtors, 217 mm²
- 64-bit data bus, 423 pins
- 3-way superscalar, Dynamic translation to RISC, Superpipelined (22 stage), Out-of-Order execution
- On-chip 8KB Data caches, 96KB Instr. Trace cache, 256KB L2 cache

University of Pittsburgh

Latency lags bandwidth (last ~20 years)



- CPU
 - 21x vs. 2250x
- Ethernet
 - 16x vs. 1000x
- Memory module
 - 4x vs. 120x
- Disk
 - 8x vs. 143x

CS2410: Computer Architecture

University of Pittsburgh


CS2410: Computer Architecture

Rule of thumbs: latency lagging BW

- In the time that bandwidth doubles, latency improves by no more than a factor of 1.2 to 1.4
 - (Capacity improves faster than bandwidth)
- In other words, bandwidth improves by more than the square of the improvement in latency

CS2410: Computer Architecture University of Pittsburgh

Cost trend




- Time
 - · Learning curve
 - Change in yield
- Volume
 - Decreases cost, increases efficiency
 - "Shrinking" by deploying nextgeneration technology (without changing the design itself)
- Commoditization
 - Standards push this
 - Multiple vendors compete

CS2410: Computer Architecture University of Pittsburgh

IC (Integrated Circuit) cost

- Cost of IC = (cost of production) / (final test yield)
- Cost of production
 - Cost of die
 - Cost of testing die
 - · Cost of packaging and final test
- Cost of production at time line
 - · NRE (Non-Recurring Engineering) cost
 - R&D
 - Mask
 - Chip production
 - "Front end"
 - "Back end" packaging, etc.
 - Test cost
- Cost of die = (cost of wafer) / ((dies per wafer) × (die yield))

IC (Integrated Circuit) cost



CS2410: Computer Architecture University of Pittsburgh

IC (Integrated Circuit) cost

Die yield = wafer yield
$$\times \left(1 + \frac{\text{defect density} \times \text{die area}}{\alpha}\right)^{-\alpha}$$

- defect density = # defects in unit area
- defect density x die area will be then average # of defects per die
- α: manufacturing complexity
 - 2006 CMOS process: $\alpha = 4.0$

CS2410: Computer Architecture

University of Pittsburgh

Performance analysis

- Which computer is faster for what you want to do?
 - Time matters
 - Workload matters
- Throughput (jobs/sec) vs. latency (sec/job)
 - · Single processor vs. multiprocessor
 - Pentium4 @2GHz vs. Pentium4 @4GHz
- Commonly used techniques
 - Direct measurement
 - Simulation
 - Analytical modeling

CS2410: Computer Architecture

University of Pittsburgh

Performance analysis

- Combination of
 - Measurement
 - Interpretation
 - Communication
- Overall performance vs. specific aspects
 - · Choice of metric
- Considerations in performance analysis
 - Perturbation
 - Accuracy
 - Reproducibility

• ...

Performance report

- Reproducibility
 - Provide all necessary details so that others can reproduce the same result
 - · Machine configuration, compiler flags, ...
- Single number is attractive, but
 - It does not show how a new feature affects different programs
 - It may in fact mislead; a technique good for a program may be bad for others

Performance analysis techniques

- Direct measurement
 - Can provide the best result no simplifying assumptions
 - Not flexible (difficult to change parameters)
 - Prone to perturbation (if instrumented)
 - Made much easier these days by using performance counters
- Simulation
 - Very flexible
 - Time consuming
 - Difficult to model details and validate
- Analytical modeling
 - · Quick insight for overall behaviors
 - Limited applicability
 - Used to confine simulation scope, validate simulations, etc.

CS2410: Computer Architecture

University of Pittsburgh

Performance metrics

- (Preferably) single number that essentially extracts a desired characteristic
 - Cache hit rate
 - AMAT (Average Memory Access Time)
 - IPC (Instructions Per Cycle)
 - Time (or delay)
 - · Energy-delay product

• .

CS2410: Computer Architecture University of Pittsburgh

Comparing two

$$\frac{\text{Execution time}_{Y}}{\text{Execution time}_{X}} = n \quad \text{"X is } n \text{ times faster than Y"}$$


- Two different machines
- Two different options (e.g., memory sizes) on a machine
- ..

$$n = \frac{\text{Execution time}_{Y}}{\text{Execution time}_{X}} = \frac{\text{Performance}_{X}}{\text{Performance}_{Y}}$$

Benchmarks

- Real programs
- Benchmark suites: a set of real applications
 - SPEC CPU 2006 (desktop and servers)
 - EEMBC, SPECjvm (embedded)
 - TPC-C, TPC-H, SPECjbb, ECperf (servers)
 - •
- Kernels: important pieces of codes from real applications
 - Livermore loops, ...
- Toy programs: small programs that we easily understand
 - Quicksort
 - Sieves of Eratosthenes, ...
- Synthetic program: to mimic a program behavior "uniformly"
 - Dhrystone
 - Whetstone, ...

SPEC CPU2006



12 integer programs

- 9 use C
- 3 use C++
- 17 floating-point programs
 - 3 use C
 - 4 use C++
 - 6 use Fortran
 - 4 use a mixture of C and Fortran
- Package available at /afs/cs.pitt.edu/projects /spec-cpu2006

52410. Computer Architecture

University of Pittsburgh

Summarizing performance results

- Arithmetic mean
 - When dealing with times
- Weighted arithmetic mean
- Geometric mean
 - When dealing with ratios
 - · SPEC CPU uses this method

Geometric mean =
$$\sqrt[n]{\prod_{i=1}^{n} sample_i}$$

• In the case of SPEC, sample; is the SPECRatio for program i

CS2410: Computer Architecture

University of Pittsburgh

SPEC2k scoring method

- Get execution time of each benchmark
- Get a ratio for each benchmark by dividing the time with that of the reference machine
 - Sun Ultra 5 10, 300MHz SPARC, 256MB memory
 - Its score is 100
- Get a geometric mean of all the computed ratios

Amdahl's law

- Optimization or parallelization usually applies to a portion
 - Places "limitation" of the scope of an optimization
 - Leads us to focus on "common cases"
 - "Make common case fast and rare case accurate"




Principle of locality

- Locality found in memory access instructions
 - Temporal locality: if an item is referenced, it will tend to be referenced again soon
 - Spatial locality: if an item is referenced, items whose addresses are close by tend to be referenced soon
 - ..
- 90/10 locality rule
 - A program executes about 90% of its instructions in 10% of its code
- We will look at how this principle is exploited in various microarchitecture techniques

CS2410: Computer Architecture

University of Pittsburgh


Performance vs. performance-price



Killer apps?

- Multimedia applications
- Games
 - 3D graphics
 - Physics simulation
- Virtual reality
- RMS (Recognition, Mining, and Synthesis)
 - Speech recognition
 - Video mining
 - Voice synthesis
 - ...
- (Cf.) Software defined radio and other mobile applications

Software defined radio



CS2410: Computer Architecture

University of Pittsburgh

Multimedia Performance Needs

> Audio:

⇒High-end set top box 800 MIPS

Graphics (HD 720p, 30fps):

⇒OpenGL 1.1 -> 240 Ops/Pixels
 ⇒OpenGL 2.0 -> 400 Ops/Pixels
 7 GOPS
 11 GOPS

> H.264 encode (HD 720p, 30fps)

⇒Video pipeline coder : 8 GOPS
⇒Bit stream processor: 8 GOPS
⇒Deblocking filter: 8 GOPS
⇒Hierarchical motion estimation: 25~160 GOPS

➤ Digital TV


CS2410: Computer Architecture

⇒2004: 9000 Ops/Pixel 450 GOPS ⇒2008: 18000 Ops/Pixels 900 GOPS

MP-SoC, Aug. 2006



Multimedia performance needs



GOPS: Giga Operations Per Second

(K. Uchiyama, ACSAC '07)

CS2410: Computer Architecture University of Pittsburgh