
#### **CS2410: Computer Architecture**

# Instruction set architecture principles and examples

#### Sangyeun Cho

Computer Science Department University of Pittsburgh

#### C to binary to electrical signals



CS2410: Computer Architecture

#### ISA?

- ISA components:
  - · Data types supported (e.g., bytes, half words, words-signed, unsigned)
  - Registers as a storage of data or information
    - General registers: e.g., R0~R7
    - Special registers: e.g., PSR (processor status register), return address from exception, ...
  - Processor modes
    - User mode, privileged mode, ...
  - Register view in different modes
  - Instruction definitions
    - Basic semantics: e.g., add, multiply
    - Exception behaviors: e.g., load misaligned access, TLB miss, ...
    - Some instructions may behave differently in different modes
    - Some instructions are not available in user mode (e.g., privileged instructions)
    - .
- ABI (application binary interface)
  - ≠ ISA
  - Defines low-level binary interface between an application and the OS
    - Calling convention
    - System call mechanism
    - Binary format, ...

CS2410: Computer Architecture

University of Pittsburgh

### ISA design considerations

- Target application
  - General-purpose processor
  - Application-specific processor
- Roadmap
- Properties generally considered desirable
  - Completeness
  - Orthogonality
  - Regularity and simplicity
  - Compactness-code size
  - Ease of programming
  - Ease of implementation
  - Ease of extension

#### **Machine instructions**

- Operation "what" to do?
  - How many operations?
  - What kind of operations?
    - Early processors omitted "multiply"
    - Floating-point operations were also absent
- Operands what do we operate on?
  - How many operands?
  - Where are they stored?
  - · How to specify?
- Format
  - Fixed N byte or variable size
  - · What are necessary subfields?
  - How are subfields laid out?

CS2410: Computer Architecture


University of Pittsburgh

#### **Operand location**

- Stack
  - Implicit use data on the top of the stack
- Accumulator
  - Implicit there is one accumulator
- Register
- Memory

CS2410: Computer Architecture

### **Operand location**



CS2410: Computer Architecture

University of Pittsburgh

## **Number of operands**

Stack

0 address add tos ← tos + next

Accumulator

• 1 address add A  $acc \leftarrow acc + mem[A]$ 

Register/memory

2 addresses add A B A ← A + B
 3 addresses add A B C A ← B + C

 Load store architectures disallow operation and memory access in a single instruction

#### Sample code sequence

#### C = A + B

Stack		Accumulator		Register (register-memory)		Register (load-store)	
Push	Α		Α	Load	R1,A	Load	R1,A
Push	В	Add	В	Add	R3,R1,B	Load	R2,B
Add	(massale	Store	C	Store	R3,C	Add	R3,R1,R2
Pop	С	To Date		mai see	Bungskar et et	Store	R3,C

CS2410: Computer Architecture

University of Pittsburgh

### **Specifying operands**

Auto-increment/decrement

"Addressing mode"

Register direct add R1, R2, R3
 Immediate add R1, R1, #1


Memory

Direct (absolute)
Register indirect
Memory indirect
Displacement
Indexed
Scaled
Load R1, @(R2)
Load R1, @(R2+100)
Load R1, @(R2+R3)
Load R1, @(R2+R3×d+100)

load R1, @(R2+/-)

CS2410: Computer Architecture

## **Usage of addressing modes**




CS2410: Computer Architecture

University of Pittsburgh


## **Endian-ness and data alignment**

- Big endian vs. little endian
  - Defines byte ordering inside a larger data type stored in memory



- Alignment
  - Data A is aligned if (addr(A) % sizeof(A) == 0) is true
  - What is the implication on hardware implementation (esp. memory system)?


## **Displacement size**



CS2410: Computer Architecture

University of Pittsburgh

#### **Immediate size**



CS2410: Computer Architecture

### **Operations**

- Arithmetic
  - add, sub, mul, div, ...
- Logical
  - and, or, xor, not, ...
- Shift
  - shift-left, shift-right, shift-right-arithmetic, ...
- Memory access
  - load, store, prefetch, ...
- Control
  - branches, jumps, procedure call/return, ...
- System-related
  - trap, break, ...

CS2410: Computer Architecture


University of Pittsburgh

## **Frequent operations**

Rank	80x86 instruction	Integer average (% total executed)		
1	load	22%		
2	conditional branch	20%		
3	compare	16%		
4	store	12%		
5	add	8%		
6	and	6%		
7	sub	5%		
8	move register-register	4%		
9	call	1%		
10	return	1%		
Total	343 P. C.	96%		

CS2410: Computer Architecture

#### **Control flow instructions**




CS2410: Computer Architecture

University of Pittsburgh

#### Operands of control flow inst.

- Target description
  - Instruction with an immediate value
    - PC-relative or absolute
  - In register
    - Typically absolute
- Condition description
  - Condition bit (zero, carry, overflow, ...)
    - sub R1, R2, R3; bz LABEL
  - Condition register
    - cmp R1, R2, R3; bgtz R1, LABEL
  - Compare-and-branch
    - bgt R1, R2, LABEL


#### **Branch distance**



CS2410: Computer Architecture


University of Pittsburgh

### **Comparison types**



CS2410: Computer Architecture

#### Instruction format



CS2410: Computer Architecture

University of Pittsburgh


## How to help compiler writers

- At least 16 GPRs
- Provide regularity
  - Orthogonality
  - No restrictions on register usage
- Provide primitives, not solutions
  - e.g., HLL-like operations
- Simplify trade-offs in alternatives
- Provide instructions that bind constants

CS2410: Computer Architecture

#### **MIPS** example

- Thirty-two 32-bit GPR
  - R0 wired to 0
  - Separate 32/16 SP/DP (single-/doubleprecision) FP registers
- Byte/half/word/dword, SP/DP FP data types
- Immediate and displacement addressing modes
- 32-bit fixed instruction encoding



CS2410: Computer Architecture

University of Pittsburgh


#### **ARM** example

- Sixteen 32-bit GPR
  - R14 is link register
  - R15 is PC
- Different CPU modes have different register view
- Immediate and displacement addressing modes
- "Thumb" mode supports
   16-bit instruction encoding

			Modes							
	Privileged modes—									
User	System	Supervisor	Abort	Undefined	Interrupt	Fast interrup				
RO .	RO	R0	R0	R0	R0	RO				
RI	Rt	RI	R1	R1	R1	Ri				
R2	R2	R2	R2	R2	R2	R2				
R3	R3	R3	R3	R3	R3	R3				
Pi4	R4	R4	R4	R4	R4	R4				
PIS .	R5	R5	R5	RS	R5	R5				
R6	R6	R6	R6	Ré	RE	R6				
R7	R7	R7	R7	R7	R7	87				
PB PB	R8	R8	R8	R8	R8	R8,fq				
R9	R9	R9	R9	R9	R9	R9_fq				
R10	R10	R10	R10	R10	R10	R10_fq				
Rtt	811	R11	R11	R11	R11	R11_fq				
R12	R12	R12	R12	R12	R12	R12.fq				
R13	R13	R13_avc	R13_abt	R13_und	R13_iq	R10_fq				
R14	R14	R14_svc	R14_abt	R14_und	R14_iq	R14_fq				
PC	PC	PC	PC	PC	PC	PC				
CPSR	CPSR	CPSR	CPSR	CPSR	CPSR	CPSR				
		SPSR_avc	SPSR_Abt	SPSR_und	SPSR.iq	SPSR to				

indicates that the normal register used by User or System mode has

#### **ARM** example




CS2410: Computer Architecture

University of Pittsburgh


#### ARM example, cont'd

#### The Condition Field



CS2410: Computer Architecture

#### **ARM** example



CS2410: Computer Architecture

University of Pittsburgh

#### **Summary**

- Instruction set design requires understanding of
  - Application
  - Roadmap
  - Properties affecting hardware implementation
  - Properties affecting software design (e.g., application, compiler, ...)
- Binary compatibility has been a key market driver
  - Legacy binaries
- Dynamic binary translation technology may weaken the dependency