
# What about all those "control" signals?


- Need to set control signals, e.g., muxes, register write, memory operations, etc.
- Control Unit: Combinational logic that "decodes" instruction opcode to determine control signals



57

### **Hierarchical Control Unit**

- MIPS uses multiple control units
- Units are hierarchical



#### The Control Unit


- Decodes instruction to determine what segments will be active in the datapath
- Generates signals to
  - Set muxes to correct input
  - Operation code to ALU
  - Read and write to register file
  - Read and write to memory (load/store)
  - Update of program counter (branches)
  - Branch target address computation
- Two parts: ALU control and Main control (muxes, etc)

59

# **ALU Control**

- ALU control: specifies what operation ALU performs
  - I.e., ALU operation control signals
  - Eight input combinations (3 input control signals)

Five combinations used to select operation



# **ALU Control - Selecting Operation**


Class (Opcode)	<u>Operation</u>		Control
Load/store	Addition (memory address)		010
Branch	Subtraction (comparison)		110
Arithmetic	Depends on funct field:		
	100000	add	010
	100010	subtract	110
	100100	and	000
	100101	or	001
	101010	set on less than	111

Generate ALU control based on opcode and funct field

61

# **ALU Control Unit**

- Small control unit associated with ALU
  - Generates appropriate control signals to ALU




# **Building the ALU Control Unit**

 Use truth table to determine how output will be generated based on the inputs

<b>Operation</b>	<b>ALUOp</b>	<u>Funct</u>	<u>Output</u>
Load/Store	00	XXXXXX	010 (add)
Beq	X1	XXXXXX	110 (sub)
Arithmetic	1X	XX0000	010 (add)
	1X	XX0010	110 (sub)
	1X	XX0100	000 (and)
	1X	XX0101	001 (or)
	1X	XX1010	111 (slt)

• From truth table, we can derive the control circuit



#### **Main Control Unit**


- Use fields from instruction to generate control
  - We will "connect" the fields of the instruction to the datapath via the main control unit

R-type instruction 0 shamt funct 31-26 25-21 20-16 15-11 10-6 5-0 Load/Store 35 / 43 rs rt address 31-26 25-21 20-16 15-0 Branch (beq) address 31-26 25-21 20-16 15-0

67

## **Main Control Unit**


- Use fields from instruction to generate control
  - We will "connect" the fields of the instruction to the datapath via the main control unit



Opcode is always in same position (31-26), called "Op[5-0]"

#### **Main Control Unit**

- Use fields from instruction to generate control
  - We will "connect" the fields of the instruction to the datapath via the main control unit




Registers to be read are always rs and rt (always in fixed place)

69

## **Main Control Unit**


- Use fields from instruction to generate control
  - We will "connect" the fields of the instruction to the datapath via the main control unit



Base register for load/store is always rs in position 25-21

#### **Main Control Unit**

- Use fields from instruction to generate control
  - We will "connect" the fields of the instruction to the datapath via the main control unit




16-bit offset for branch equal, load, and store always in 15-0

71

## **Main Control Unit**


- Use fields from instruction to generate control
  - We will "connect" the fields of the instruction to the datapath via the main control unit



Destination register in one of two places: 15-11 for arithmetic and 20-16 for load; need multiplexor on write register address


# **Full Datapath and Control Signals**


 Control includes four muxes, ALU control unit, and control to register file and data memory





# The Control Signals


- Two ALUOp signals
- Seven other signals
  - RegDst which field for write register
  - RegWrite write to register file
  - ALUSrc source for second ALU input
  - PCSrc source for PC (PC + 4 or target address)
  - MemRead read input address from memory
  - MemWrite write input address/data to memory
  - MemToReg source of write register port data input
- Branch control signal (set when instruction is branch)














# Remember...Combinational Single Cycle

- Distinct steps shown for clarity
- Reality information flows in those steps but it's all combinational logic
- Signals within the datapath vary and stabilize roughly in the flow of steps given
- All units and paths as marked during each step are active throughout the process!

81

# Load Word - Iw \$t1, offset(\$t2) | Cordoo | Saint | Sa

